

STL140N4F7AG

Automotive-grade N-channel 40 V, 2.1 mΩ typ., 120 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max	l _D
STL140N4F7AG	40 V	2.5 mΩ	120 A

- Designed for automotive applications and AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness
- Wettable flank package

Applications

Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STL140N4F7AG	140N4F7	PowerFLAT TM 5x6	Tape and reel

Contents STL140N4F7AG

Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curve)	5
3	Test cir	cuits	7
4	Packag	e information	8
	4.1	PowerFLAT™ 5x6 package information	8
	4.2	PowerFLAT™ 5x6 packing information	10
5	Revisio	n history	12

STL140N4F7AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	40	V
V_{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	120	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	120	Α
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	480	Α
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	111	W
lav	Avalanche current, repetitive (pulse width limited by maximum junction temperature)	32	Α
Eas	Single pulse avalanche energy (T _j = 25 °C, I _D = 16A, V _{DD} = 25V)	260	mJ
T _{stg}	Storage temperature	55 to 175	°C
Tj	Operating junction temperature	-55 to 175 °C	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb max.	31.3	°C/W
R _{thj-case}	Thermal resistance junction-case max.	1.35	°C/W

Notes:

 $^{^{(1)}}$ Drain current is limited by package, the current capability of the silicon is 178 A at 25 $^{\circ}$ C

⁽²⁾ Pulse width limited by safe operating area.

 $^{^{(1)}}$ When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 sec

Electrical characteristics STL140N4F7AG

2 **Electrical characteristics**

(T_C = 25 °C unless otherwise specified).

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 250μA	40			V
IDSS	Zero gate voltage drain current	V _{GS} = 0 V V _{DS} = 40 V			1	μA
Igss	Gate-body leakage current	V _{GS} = 20 V, V _{DS} = 0V			100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 16 A		2.1	2.5	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	2300	1	pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$	ı	786	1	pF
Crss	Reverse transfer capacitance	V _{GS} = 0 V	ı	43	ı	pF
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 32 \text{ A},$	-	29	-	nC
Q_{gs}	Gate-source charge	V _{GS} = 10 V	-	13	-	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior"	-	5.6	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 16 \text{ A},$	ı	14	-	ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	6.6	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching	ı	19	-	ns
t _f	Fall time	times"and Figure 18: "Switching time waveform"	1	5.7	-	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 32 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	I _D = 32 A, di/dt = 100 A/μs	-	55		ns
Qrr	Reverse recovery charge	$V_{DD} = 32 \text{ V}$	-	67		nC
I _{RRM}	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	2.4		А

Notes:

 $^{(1)}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%








2.1 Electrical characteristics (curve)


Figure 2: Safe operating area GIPG1812150D44A1LS0A Operation in this area is limited by R_{DS(on)} 100 µs 10^{2} 1 ms $t_p=10 \text{ ms}$ 10 T_i≤ 175 °C T_c= 25 °C single pulse 10° 10⁰ V_{DS} (V) 10¹ 10


Figure 3: Thermal impedance K GIPG1812150D44A1LZTH δ =0.5 δ =0.05 δ =0.02 δ =0.01 δ =0.02 δ =0.01 δ =0.02 δ =0.01 δ =1.01 Single pulse δ =1.02 δ =1.03 δ =0.04 δ =1.03 δ =0.05 δ =0.05 δ =1.04 δ =1.05 δ =1.07 δ =1.09 δ

















STL140N4F7AG Test circuits

3 Test circuits







Figure 15: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 package information

Figure 19: PowerFLAT™ 5x6 WF type C package outline




Table 8: PowerFLAT™ 5x6 WF type C mechanical data

•	Table 6. Fower LAT 3x6 WI type 6 mechanical data			
Dim.		mm		
Dilli.	Min.	Тур.	Max.	
А	0.80		1.00	
A1	0.02		0.05	
A2		0.25		
b	0.30		0.50	
С	5.80	6.00	6.20	
D	5.00	5.20	5.40	
D2	4.15		4.45	
D3	4.05	4.20	4.35	
D4	4.80	5.0	5.20	
D5	0.25	0.4	0.55	
D6	0.15	0.3	0.45	
е		1.27		
Е	6.20	6.40	6.60	
E2	3.50		3.70	
E3	2.35		2.55	
E4	0.40		0.60	
E5	0.08		0.28	
E6	0.2	0.325	0.450	
E7	0.85	1.00	1.15	
K	1.05		1.35	
L	0.90	1.00	1.10	
L1	0.175	0.275	0.375	
θ	0°		12°	




Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

4.2 PowerFLAT™ 5x6 packing information

P2 2.0±0.05(**l**) Po 4.0±0.1(**II**) Do +0.1 Ø 1.50 0.0 0.30±0.05




Figure 21: PowerFLAT™ 5x6 WF tape

Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 23: PowerFLAT™ 5x6 reel



Revision history STL140N4F7AG

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
14-Jan-2015	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

