

GD25Q21B

# GD25Q21B

# DATASHEET



## Contents

1.	FE.	ATURES	4
2.	GE	ENERAL DESCRIPTION	5
3.	ME	EMORY ORGANIZATION	7
4.	DE	VICE OPERATION	8
5.			
6.	ST	ATUS REGISTER	11
7.	CO	OMMANDS DESCRIPTION	13
	7.1.	WRITE ENABLE (WREN) (06H)	16
	7.2.	WRITE DISABLE (WRDI) (04H)	16
	7.3.	Write Enable for Volatile Status Register (50H)	16
	7.4.	Read Status Register (RDSR) (05H or 35H)	17
	7.5.	WRITE STATUS REGISTER (WRSR) (01H)	17
	7.6.	WRITE STATUS REGISTER (WRSR) (31H)	18
	7.7.	READ DATA BYTES (READ) (03H)	19
	7.8.	READ DATA BYTES AT HIGHER SPEED (FAST READ) (OBH)	19
	7.9.	DUAL OUTPUT FAST READ (3BH)	20
	7.10.	QUAD OUTPUT FAST READ (6BH)	
	7.11.	DUAL I/O FAST READ (BBH)	21
	7.12.	QUAD I/O FAST READ (EBH)	
	7.13.	Quad I/O Word Fast Read (E7H)	
	7.14.	SET BURST WITH WRAP (77H)	
	7.15.	Раде Program (PP) (02H)	
	7.16.	Quad Page Program (32H)	
	7.17.	Sector Erase (SE) (20H)	
	7.18.	32KB BLOCK ERASE (BE) (52H)	
	7.19.	64KB BLOCK ERASE (BE) (D8H)	
	7.20.	Chip Erase (CE) (60/C7H)	
	7.21.	DEEP POWER-DOWN (DP) (B9H)	31
	7.22.	RELEASE FROM DEEP POWER-DOWN OR HIGH PERFORMANCE MODE AND READ DEVICE ID (RDI) (ABH)	
	7.23.	READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	
	7.24.	Read Manufacture ID/ Device ID Dual I/O (92H)	33
	7.25.	Read Manufacture ID/ Device ID Quad I/O (94H)	
	7.26.	READ IDENTIFICATION (RDID) (9FH)	35
	7.27.	HIGH PERFORMANCE MODE (HPM) (A3H)	36
	7.28.	Erase Security Registers (44H)	
	7.29.	PROGRAM SECURITY REGISTERS (42H)	
	7.30.	READ SECURITY REGISTERS (48H)	
	7.31.	CONTINUOUS READ MODE RESET (CRMR) (FFH)	

(-	Uniform Sector	
Gig	<b>aDevice</b> Dual and Quad Serial Flash	GD25Q21B
7.32	PROGRAM/ERASE SUSPEND (PES) (75H)	
7.33	B. PROGRAM/ERASE RESUME (PER) (7AH)	
8. E	LECTRICAL CHARACTERISTICS	41
8.1.	POWER-ON TIMING	
8.2.	INITIAL DELIVERY STATE	
8.3.	DATA RETENTION AND ENDURANCE	
8.4.	LATCH UP CHARACTERISTICS	
8.5.	ABSOLUTE MAXIMUM RATINGS	
8.6.	CAPACITANCE MEASUREMENT CONDITIONS	
8.7.	DC CHARACTERISTICS	
8.8.	AC CHARACTERISTICS	
9. C	RDERING INFORMATION	46
10.	PACKAGE INFORMATION	47
10.1	PACKAGE SOP8 150MIL	
10.2	PACKAGE SOP8 208MIL	
10.3	B. PACKAGE TSSOP8 173MIL	
10.4	I. Раскаде USON8 (3*2мм)	
11.	REVISION HISTORY	51

## 1. FEATURES

- 2M-bit Serial Flash
   -256K-byte
   -256 bytes per programmable page
- Standard, Dual, Quad SPI
  Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
  Dual SPI:SCLK, CS#, IO0, IO1, WP#, HOLD#
  Quad SPI:SCLK, CS#, IO0, IO1, IO2, IO3
- High Speed Clock Frequency
   -104MHz for fast read with 30PF load
   -Dual I/O Data transfer up to 208Mbits/s
   -Quad I/O Data transfer up to 416Mbits/s
- Software/Hardware Write Protection
   -Write protect all/portion of memory via software
   -Enable/Disable protection with WP# Pin
   -Top or Bottom, Sector or Block selection


- Program/Erase Speed
   Page Program time:0.35ms typical
   Sector Erase time:50ms typical
   Block Erase time: 0.18/0.25s typical
   Chip Erase time:0.8s typical
- Flexible Architecture
   Sector of 4K-byte
   Block of 32/64K-byte
- Low Power Consumption
   -12mA maximum active current
   -5uA maximum power down current
- Single Power Supply Voltage
   Full voltage range:2.7~3.6V
- Minimum 100,000 Program/Erase Cycles
- Advanced security Features
   Power Supply Lock-Down
   -3\*512-Byte Security Registers With OTP Locks
   Volatile and Non-volatile Status Register Bits



## 2. GENERAL DESCRIPTION

The GD25Q21B Serial flash supports the standard Serial Peripheral Interface (SPI), and a high performance Dual/Quad output as well as Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of 208MHz for Dual Output & Dual I/O read command, and 416MHz for Quad output & Quad I/O read command.

#### **CONNECTION DIAGRAM**



#### **PIN DESCRIPTION**


Pin Name	I/O	Description		
CS# I		Chip Select Input		
SO (IO1) I/O		Data Output (Data Input Output 1)		
WP# (IO2) I/O		Write Protect Input (Data Input Output 2)		
VSS		Ground		
SI (IO0)	I/O	Data Input (Data Input Output 0)		
SCLK	1	Serial Clock Input		
HOLD# (IO3) I/O		Hold Input (Data Input Output 3)		
VCC		Power Supply		

## Uniform Sector

# GigaDevice Dual and Quad Serial Flash

## GD25Q21B

## BLOCK DIAGRAM



## 3. MEMORY ORGANIZATION

## UNIFORM BLOCK SECTOR ARCHITECTURE

### GD25Q21B

Each device has	Each block has	Each sector has	Each page has	
256K	64/32K	4K	256	bytes
1K	256/128	16	-	pages
64	16/8	-	-	sectors
4/8	-	-	-	blocks

#### UNIFORM BLOCK SECTOR ARCHITECTURE GD25Q21B 64K Bytes Block Sector Architecture

Block	Sector	Address range		
	64	03F000H	03FFFFH	
3				
	47	02F000H	02FFFFH	
2				
	32	020000H	020FFFH	
	31	01F000H	01FFFFH	
1				
	16	010000H	010FFFH	
	15	00F000H	00FFFFH	
0				
	0	000000H	000FFFH	

## 4. DEVICE OPERATION

#### **SPI Mode**

#### Standard SPI

The GD25Q21B feature a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

#### Dual SPI

The GD25Q21B supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

#### Quad SPI


The GD25Q21B supports Quad SPI operation when using the "Quad Output Fast Read", "Quad I/O Fast Read", "Quad I/O Word Fast Read", "Quad Page Program" (6BH, EBH, E7H, 32H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

#### Hold

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.



#### Figure 1. Hold Condition



## 5. DATA PROTECTION

The GD25Q21B provides the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will
  return to reset by the following situation:
  - -Power-Up
  - -Write Disable (WRDI)
  - -Write Status Register (WRSR)
  - -Page Program (PP)
  - -Sector Erase (SE)
  - -Block Erase (BE)
  - -Chip Erase (CE)
  - -Erase Security Register / Program Security Register
- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, BP0) bits define the section of the memory array that can be read but not change.
- ◆ Hardware Protection Mode: WP# going low to protected the BP0~BP4 bits and SRP0~1 bits.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command.

υ,	Status R	egister	Conten	t	Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion		
0	Х	Х	0	0	NONE	NONE	NONE	NONE		
0	0	Х	0	1	3	030000H-03FFFFH	64KB	Upper 1/4		
0	0	Х	1	0	2 and 3	020000H-03FFFFH	128KB	Upper 1/2		
0	1	Х	0	1	0	000000H-00FFFFH	64KB	Lower 1/4		
0	1	Х	1	0	0 and 1	000000H-01FFFFH	128KB	Lower 1/2		
0	Х	Х	1	1	0 to 3	000000H-03FFFFH	256KB	ALL		
1	Х	0	0	0	NONE	NONE	NONE	NONE		
1	0	0	0	1	3	03F000H-03FFFFH	4KB	Upper 1/64		
1	0	0	1	0	3	03E000H-03FFFFH	8KB	Upper 1/32		
1	0	0	1	1	3	03C000H-03FFFFH	16KB	Upper 1/16		
1	0	1	0	Х	3	038000H-03FFFFH	32KB	Upper 1/8		
1	0	1	1	0	3	038000H-03FFFFH	32KB	Upper 1/8		
1	1	0	0	1	0	000000H-000FFFH	4KB	Lower 1/64		
1	1	0	1	0	0	000000H-001FFFH	8KB	Lower 1/32		
1	1	0	1	1	0	000000H-003FFFH	16KB	Lower 1/16		
1	1	1	0	Х	0	000000H-007FFFH	32KB	Lower 1/8		
1	1	1	1	0	0	000000H-007FFFH	32KB	Lower 1/8		
1	Х	1	1	1	0 to 3	000000H-03FFFFH	256KB	ALL		

#### Table1.0. GD25Q21B Protected area size (CMP=0)

## GD25Q21B

	Status R	egister	Conten	t	Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion		
0	Х	Х	0	0	0 to 3	000000H-03FFFFH	256KB	ALL		
0	0	Х	0	1	0 to 2	000000H-02FFFFH	192KB	Lower 3/4		
0	0	Х	1	0	0 and 1	000000H-01FFFFH	128KB	Lower 1/2		
0	1	Х	0	1	1 to 3	010000H-03FFFFH	192KB	Upper 3/4		
0	1	Х	1	0	2 and 3	020000H-03FFFFH	128KB	Upper 1/2		
0	Х	Х	1	1	NONE	NONE	NONE	NONE		
1	Х	0	0	0	0 to 3	000000H-03FFFFH	256KB	ALL		
1	0	0	0	1	0 to 3	000000H-03EFFFH	252KB	Lower 63/64		
1	0	0	1	0	0 to 3	000000H-03DFFFH	248KB	Lower 31/32		
1	0	0	1	1	0 to 3	000000H-03BFFFH	240KB	Lower 15/16		
1	0	1	0	Х	0 to 3	000000H-037FFFH	224KB	Lower 7/8		
1	0	1	1	0	0 to 3	000000H-037FFFH	224KB	Lower 7/8		
1	1	0	0	1	0 to 3	001000H-03FFFFH	252KB	Upper 63/64		
1	1	0	1	0	0 to 3	002000H-03FFFFH	248KB	Upper 31/32		
1	1	0	1	1	0 to 3	004000H-03FFFFH	240KB	Upper 15/16		
1	1	1	0	Х	0 to 3	008000H-03FFFFH	224KB	Upper 7/8		
1	1	1	1	0	0 to 3	008000H-03FFFFH	224KB	Upper 7/8		
1	Х	1	1	1	NONE	NONE	NONE	NONE		

## 6. STATUS REGISTER

S15	S14	S13	S12	S11	S10	S9	S8
SUS	СМР	LB3	LB2	LB1	HPF	QE	SRP1
-							
S7	S6	<b>S</b> 5	S4	S3	S2	S1	S0
SRP0	BP4	BP3	BP2	BP1	BP0	WEL	WIP

The status and control bits of the Status Register are as follows: **WIP bit.** 

The Write In Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

#### WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

#### BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1, BP0) bits are non-volatile (Default Value is 0). They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to "None protected".

#### SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	#WP	Status Register	Description
0	0	х	Software Protected	WP# pin has no control. The Status Register can be written to
0	0	^	Soliware Protected	after a Write Enable command, WEL=1.(Default)
0	1	0	Hardware Protected	When WP# pin is low the Status Register locked and can not
0	I	0	Taluwale Fiblecleu	be written to.
0	1	1	Hardware Unprotected	When WP# pin is high the Status Register is unlocked and
0	I	I	Traidware Onprotected	can be written to after a Write Enable command, WEL=1.
1	0	х	Power Supply Lock-Down(1)	Status Register is protected and can not be written to again
I	0	^		until the next Power-Down, Power-Up cycle.
1	1	х	One Time Program(2)	Status Register is permanently protected and can not be
	1	~	One nine Flograni(2)	written to.

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.

2. This feature is available on special order. Please contact GigaDevice for details.

#### QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (The QE bit should never be set to 1 during standard SPI or Dual SPI operation if the WP# or HOLD# pins are tied directly to the power supply or ground).

#### HPF bit

The High Performance Flag (HPF) bit indicates the status of High Performance Mode (HPM). When HPF bit sets to 1, it means the device is in High Performance Mode, when HPF bit sets 0 (default), it means the device is not in High Performance Mode.

#### LB3, LB2, LB1, bits.

The LB3, LB2, LB1, bits are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3-LB1 are 0, the security registers are unlocked. The LB3-LB1 bits can be set to 1 individually using the Write Register instruction. The LB3-LB1 bits are One Time Programmable, once its set to 1, the Security Registers will become read-only permanently.

#### CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

#### SUS bit

The SUS bit is read only bit in the status register (S15) that is set to 1 after executing an Erase/Program Suspend (75H) command. The SUS bit is cleared to 0 by Erase/Program Resume (7AH) command as well as a power-down, power-up cycle.

## 7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, most significant bit first on SI, each bit being latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been shifted in. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. CS# can be driven high after any bit of the data-out sequence is being shifted out.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H	-	-	-			
Write Disable	04H						
Volatile SR Write Enable	50H						
Read Status Register	05H	(S7-S0)					(continuous)
Read Status Register-1	35H	(S15-S8)					(continuous)
Write Status Register	01H	(S7-S0)	(S15-S8) <sup>(1)</sup>				
Write Status Register-1	31H	(S15-S8)					
Read Data <sup>(12)</sup>	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	(continuous)
Fast Read <sup>(12)</sup>	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output Fast Read <sup>(12)</sup>	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) <sup>(2)</sup>	(continuous)
Dual I/O Fast Read <sup>(12)</sup>	BBH	A23-A8 <sup>(3)</sup>	A7-A0 M7-M0 <sup>(3)</sup>	(D7-D0) <sup>(2)</sup>			(continuous)
Quad Output Fast Read <sup>(12)</sup>	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) <sup>(4)</sup>	(continuous)
Quad I/O Fast Read <sup>(12)</sup>	EBH	A23-A0 M7-M0 <sup>(5)</sup>	dummy <sup>(6)</sup>	(D7-D0) <sup>(4)</sup>			(continuous)
Quad I/O Word Fast Read <sup>(8) (12)</sup>	E7H	A23-A0 M7-M0 <sup>(5)</sup>	dummy <sup>(7)</sup>	(D7-D0) <sup>(4)</sup>			(continuous)
Continuous Read Reset	FFH						
Page Program	02 H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	(D7-D0) (4)		
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0	1		
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60 H						
Set Burst with Wrap	77H	dummy <sup>(10)</sup> W7-W0					
Program/Erase	75H						

Table2. Commands



#### GD25Q21B

Suspend							
Program/Erase Resume	7AH						
Deep Power-Down	B9H						
Release From Deep Power-Down, And Read Device ID	ABH	dummy	dummy	dummy	(DID7- DID0)		(continuous)
Release From Deep Power-Down	ABH						
Manufacturer/ Device ID	90H	dummy	dummy	00H	(MID7- MID0)	(DID7- DID0)	(continuous)
Manufacturer/ Device ID by Dual I/O	92H	A23-A8	A7-A0, M7-M0	(MID7-MID 0) (DID7-DID 0)			(continuous)
Manufacturer/ Device ID by Quad I/O	94H	A23-A0, M7-M0	dummy <sup>(11)</sup> (MID7- MID0) (DID7-DID0)				(continuous)
Read Identification	9FH	(M7-M0)	(JDID15- JDID8)	(JDID7- JDID0)			(continuous)
High Performance Mode	АЗН	dummy	dummy	dummy			
Erase Security Registers <sup>(9)</sup>	44H	A23-A16	A15-A8	A7-A0			
Program Security Registers <sup>(9)</sup>	42H	A23-A16	A15-A8	A7-A0	(D7-D0)	(D7-D0)	
Read Security Registers <sup>(9)</sup>	48H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	

#### NOTE:

#### 1. Write Status Register (01H)

Normally, Write Status Register (01H) is used to write both lower status register and higher status register; However, if CS# goes up at the eighth bit of the data byte, the data byte would be written as lower byte of status register, without changing the higher byte of status register.

#### 2. Dual Output data

IO0 = (D6, D4, D2, D0) IO1 = (D7, D5, D3, D1)

#### 3. Dual Input Address

IO0 = A22, A20,	A18, A16,	A14, A	12, A10, A8
IO1 = A23, A21,	A19, A17,	A15, A	13, A11, A9

A6, A4, A2, A0, M6, M4, M2, M0 A7, A5, A3, A1, M7, M5, M3, M1

#### 4. Quad Output Data

IO0 = (D4, D0, .....) IO1 = (D5, D1, ....) IO2 = (D6, D2, ....) IO3 = (D7, D3,....)

5. Quad Input Address

- IO0 = A20, A16, A12, A8, A4, A0, M4, M0 IO1 = A21, A17, A13, A9, A5, A1, M5, M1 IO2 = A22, A18, A14, A10, A6, A2, M6, M2 IO3 = A23, A19, A15, A11, A7, A3, M7, M3
- 6. Fast Read Quad I/O Data

IO0 = (x, x, x, x, D4, D0,...) IO1 = (x, x, x, x, D5, D1,...) IO2 = (x, x, x, x, D6, D2,...) IO3 = (x, x, x, x, D7, D3,...)

7. Fast Word Read Quad I/O Data

IO0 = (x, x, D4, D0,...)IO1 = (x, x, D5, D1,...)IO2 = (x, x, D6, D2,...)IO3 = (x, x, D7, D3,...)

8. Fast Word Read Quad I/O Data: the lowest address bit must be 0.

9. Security Registers Address:

Security Register1: A23-A16=00H, A15-A9=0001000b, A8-A0= Byte Address; Security Register2: A23-A16=00H, A15-A9=0010000b, A8-A0= Byte Address; Security Register3: A23-A16=00H, A15-A9=0011000b, A8-A0= Byte Address.

10. Dummy bits and Wrap Bits

IO0 = (x, x, x, x, x, x, W4,x) IO1 = (x, x, x, x, x, x, W5, x) IO2 = (x, x, x, x, x, x, W6, x) IO3 = (x, x, x, x, x, x, W7, x)

11. Address, Continuous Read Mode bits, Dummy bits, Manufacture ID and Device ID

IO0 = (A20, A16, A12, A8, A4, A0, M4, M0, x, x, x, x, MID4, MID0, DID4, DID0, ...) IO1 = (A21, A17, A13, A9, A5, A1, M5, M1, x, x, x, x, MID5, MID1, DID5, DID1, ...) IO2 = (A22, A18, A14, A10, A6, A2, M6, M2, x, x, x, x, MID6, MID2, DID6, DID2, ...) IO3 = (A23, A19, A15, A11, A7, A3, M7, M3, x, x, x, x, MID7, MID3, DID7, DID3, ...)


# Table of ID Definitions: GD25Q21B


Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	40	12
90H	C8		11
ABH			11



## 7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR), Program Security Register, Erase Security Register command. The Write Enable (WREN) command sequence: CS# goes low  $\rightarrow$  sending the Write Enable command  $\rightarrow$  CS# goes high.






## 7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low→Sending the Write Disable command →CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Program Security Register, Erase Security Register commands.


Figure 3. Write Disable Sequence Diagram



### 7.3. Write Enable for Volatile Status Register (50H)


The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.


Figure 4. Write Enable for Volatile Status Register Sequence Diagram



### 7.4. Read Status Register (RDSR) (05H or 35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. The command code "35H", the SO will output Status Register bits S15~S8.





## 7.5. Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) (01H) command has no effect on S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is t<sub>W</sub>) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.


To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must previously have been executed for the device to accept the Write Status Register Instruction. Once write enabled, the instruction is entered by driving CS# low, sending the instruction code "01h", and then writing the status register data byte


To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must have been

#### GD25Q21B

executed prior to the Write Status Register instruction (Status Register bit WEL remains 0). However, SRP1 and LB3, LB2, LB1 can not be changed from 1 to 0 because of the OTP protection for these bits. Upon power off, the volatile Status Register bit values will be lost, and the non-volatile Status Register bit values will be restored when power on again.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.





## 7.6. Write Status Register (WRSR) (31H)


The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command (31H) has no effect on S15 and S10 of the Status Register. CS# must be driven high after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must previously have been executed for the device to accept the Write Status Register Instruction. Once write enabled, the instruction is entered by driving CS# low, sending the instruction code "31h", and then writing the status register data byte.


To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must have been executed prior to the Write Status Register instruction (Status Register bit WEL remains 0). However, SRP1 and LB3, LB2, LB1 can not be changed from 1 to 0 because of the OTP protection for these bits. Upon power off, the volatile Status Register bit values will be lost, and the non-volatile Status Register bit values will be restored when power on again.


The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.



## 7.7. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency  $f_R$ , during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.






## 7.8. Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency f<sub>c</sub>, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure 9. Read Data Bytes at Higher Speed Sequence Diagram



### 7.9. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 10. Dual Output Fast Read Sequence Diagram


## 7.10. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure 11. The first byte addressed can be at any location. The

GD25Q21B

address is automatically incremented to the next higher address after each byte of data is shifted out.






### 7.11. Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 12. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. To ensure optimum performance the High Performance Mode (HPM) command (A3H) must be executed once, prior to the Dual I/O Fast Read command.

#### Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure 13. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first BBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.








Figure 13. Dual I/O Fast Read Sequence Diagram (M7-0= AXH)


### 7.12. Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO3, IO4, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure 14. The first byte addressed can be at any location. The


## GD25Q21B

address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command. To ensure optimum performance the High Performance Mode (HPM) command (A3H) must be executed once, prior to the Quad I/O Fast Read command. Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure15. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first EBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.



#### Figure 14. Quad I/O Fast Read Sequence Diagram (M7-0= 0XH or not AXH)



#### Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to EBH. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following EBH commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning

boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

## 7.13. Quad I/O Word Fast Read (E7H)

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must equal 0 and only 2-dummy clock. The command sequence is shown in followed Figure16. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command. To ensure optimum performance the High Performance Mode (HPM) command (A3h) must be executed once, prior to the Quad I/O Word Fast Read command.

#### Quad I/O Word Fast Read with "Continuous Read Mode"

The Quad I/O Word Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M7-0) =AXH, then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure17. If the "Continuous Read Mode" bits (M7-0) are any value other than AXH, the next command requires the first E7H command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M7-0) before issuing normal command.





Figure 16. Quad I/O Word Fast Read Sequence Diagram (M7-0= 0XH or not AXH)





#### Figure 17. Quad I/O Word Fast Read Sequence Diagram (M7-0= AXH)

#### Quad I/O Word Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Word Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to E7H. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following E7H commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.



### 7.14. Set Burst with Wrap (77H)


The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode.

The Set Burst with Wrap command sequence: CS# goes low  $\rightarrow$  Send Set Burst with Wrap command  $\rightarrow$  Send 24 dummy bits  $\rightarrow$  Send 8 bits "Wrap bits"  $\rightarrow$  CS# goes high.

W6,W5 -	W4=0		W4=1 (default)	
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0, 0	Yes	8-byte	No	N/A
0, 1	Yes	16-byte	No	N/A
1, 0	Yes	32-byte	No	N/A
1, 1	Yes	64-byte	No	N/A

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.





### 7.15. Page Program (PP) (02H)


The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low  $\rightarrow$  sending Page Program command  $\rightarrow$  3-byte address on SI  $\rightarrow$  at least 1 byte data on SI  $\rightarrow$  CS# goes high. The command sequence is shown in Figure 19. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of

the last data byte has been latched in; otherwise the Page Program command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t<sub>PP</sub>) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) is not executed.







#### 7.16. Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.

The command sequence is shown in Figure20. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tPP) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.





Figure 20.Quad Page Program Sequence Diagram

## 7.17. Sector Erase (SE) (20H)

The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low  $\rightarrow$  sending Sector Erase command  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. The command sequence is shown in Figure21. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t<sub>SE</sub>) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bit (see Table1.) is not executed.





#### Figure 21. Sector Erase Sequence Diagram

#### 7.18. 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low  $\rightarrow$  sending 32KB Block Erase command  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. The command sequence is shown in Figure22. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t<sub>BE</sub>) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits (see Table1.) is not executed.





#### Figure 22. 32KB Block Erase Sequence Diagram

#### 7.19. 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low  $\rightarrow$  sending 64KB Block Erase command  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. The command sequence is shown in Figure23. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t<sub>BE</sub>) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, BP0) bits (see Table1.) is not executed.




Figure 23. 64KB Block Erase Sequence Diagram


#### 7.20. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low  $\rightarrow$  sending Chip Erase command  $\rightarrow$  CS# goes high. The command sequence is shown in Figure24. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t<sub>CE</sub>) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to

## GD25Q21B

check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP4,BP3,BP2, BP1, BP0) bits are set to "None protected". The Chip Erase (CE) command is ignored if one or more sectors are protected.




#### Figure 24. Chip Erase Sequence Diagram


## 7.21. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command. This releases the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always Power-Up in the Standby Mode. The Deep Power-Down (DP) command is entered by driving CS# low, followed by the command code on SI. CS# must be driven low for the entire duration of the sequence.

The Deep Power-Down command sequence: CS# goes low  $\rightarrow$  sending Deep Power-Down command  $\rightarrow$  CS# goes high. The command sequence is shown in Figure25. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t<sub>DP</sub> before the supply current is reduced to I<sub>CC2</sub> and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.





# 7.22. Release from Deep Power-Down or High Performance Mode and Read Device ID (RDI) (ABH)

The Release from Power-Down or High Performance Mode / Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or High Performance Mode or obtain the devices electronic identification (ID) number.

## GD25Q21B

To release the device from the Power-Down state or High Performance Mode, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure26. Release from Power-Down will take the time duration of t<sub>RES1</sub> (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t<sub>RES1</sub> time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure27. The Device ID value for the GD25Q21B is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, except that after CS# is driven high it must remain high for a time duration of  $t_{RES2}$  (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.







Figure 27. Release Power-Down/Read Device ID Sequence Diagram




## 7.23. Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 28. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





#### Figure 28. Read Manufacture ID/ Device ID Sequence Diagram

### 7.24. Read Manufacture ID/ Device ID Dual I/O (92H)


The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure29. If the 24-bit address is initially set to 000001H, the Device ID will be read first.

#### Figure 29. Read Manufacture ID/ Device ID Dual I/O Sequence Diagram



## GD25Q21B




## 7.25. Read Manufacture ID/ Device ID Quad I/O (94H)

The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure30. If the 24-bit address is initially set to 000001H, the Device ID will be read first.

#### Figure 30. Read Manufacture ID/ Device ID Quad I/O Sequence Diagram

## GD25Q21B




## 7.26. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. Any Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# to low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The command sequence is shown in Figure 31. The Read Identification (RDID) command is terminated by driving CS# to high at any time during data output. When CS# is driven high, the device is put in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.

#### Figure 31. Read Identification ID Sequence Diagram

## GD25Q21B



## 7.27. High Performance Mode (HPM) (A3H)

It is recommended to execute High Performance Mode (HPM) command prior to Dual or Quad I/O commands when operating at high frequencies (see fc in AC Electrical Characteristics). This command allows pre-charging of internal charge pumps so the voltages required for accessing the flash memory array are readily available. The command sequence: CS# goes low  $\rightarrow$ Sending A3H command  $\rightarrow$  Sending 3-dummy byte  $\rightarrow$ CS# goes high. See Figure32. After the HPM command is executed, the device will maintain a slightly higher standby current (Icc8) than standard SPI operation. The Release from Power-Down or HPM command (ABH) can be used to return to standard SPI standby current (Icc1). In addition, Power-Down command (B9H) will also release the device from HPM mode back to deep power down state.




Figure 32. High Performance Mode Sequence Diagram

### 7.28. Erase Security Registers (44H)

The GD25Q21B provides three 512-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.


The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

# Uniform Sector GigeDevice Dual and Quad Serial Flash

### GD25Q21B

The Erase Security Registers command sequence: CS# goes low  $\rightarrow$  sending Erase Security Registers command  $\rightarrow$  CS# goes high. The command sequence is shown below. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is  $t_{SE}$ ) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Do not care
Security Register #2	00H	0010	000	Do not care
Security Register #3	00H	0011	000	Do not care






### 7.29. Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. It allows from 1 to 512 bytes Security Registers data to be programmed. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is t<sub>PP</sub>) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Byte Address
Security Register #2	00H	0010	000	Byte Address
Security Register #3	00H	0011	000	Byte Address



### 7.30. Read Security Registers (48H)


The Read Security Registers command is similar to Fast Read command. The command i is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency fc, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A8-A0 address reaches the last byte of the register (Byte 1FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Byte Address
Security Register #2	00H	0010	000	Byte Address
Security Register #3	00H	0011	000	Byte Address

### Figure 35. Read Security Registers command Sequence Diagram

### Uniform Sector Gigg Device Dual and Quad Serial Flash





### 7.31. Continuous Read Mode Reset (CRMR) (FFH)

The Dual/Quad I/O Fast Read operations, "Continuous Read Mode" bits (M7-0) are implemented to further reduce command overhead. By setting the (M7-0) to AXH, the next Dual/Quad I/O Fast Read operations do not require the BBH/EBH/E7H command code.

If the system controller is reset during operation it will likely send a standard SPI command, such as Read ID (9FH) or Fast Read (0BH), to the device. Because the GD25Q21B has no hardware reset pin, so if Continuous Read Mode bits are set to "AXH", the GD25Q21B will not recognize any standard SPI commands. So Continuous Read Mode Reset command will release the Continuous Read Mode from the "AXH" state and allow standard SPI command to be recognized. The command sequence is show below.




Figure 36. Continuous Read Mode Reset Sequence Diagram


### 7.32. Program/Erase Suspend (PES) (75H)

The Erase/Program Suspend instruction "75H", allows the system to interrupt a sector/block erase or page program operation and then read data from any other sector or block. The Write Status Register command (01H), Page

# Uniform Sector GigaDevice Dual and Quad Serial Flash

Program command (02H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during suspend. Erase/Program Suspend is valid only during the sector/block erase or page program operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

While the Erase/Program suspend cycle is in progress, the Read Status Register command may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Erase/Program suspend cycle and becomes a 0 when the cycle is finished and the device is ready to accept read command. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show below.




### Figure 37. Program/Erase Suspend Sequence Diagram

### 7.33. Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the sector/block erase or program operation after a Program/Erase Suspend command. After issued the BUSY bit in the status register will be set to 1 and the sector/block erase or program operation will completed. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show below.







### 8. ELECTRICAL CHARACTERISTICS

### 8.1. POWER-ON TIMING




Table3. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min	Тур	Max	Unit
tVSL	VCC(min) To CS# Low	5			ms
tPUW	Time Delay Before Write Instruction	5		10	ms
VWI	Write Inhibit Voltage	2.1	2.3	2.5	V

### 8.2. INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1(each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

### 8.3. DATA RETENTION AND ENDURANCE


Parameter	Test Condition	Min	Units
Minimum Dettern Date Detention Time	<b>150</b> ℃	10	Years
Minimum Pattern Data Retention Time	<b>125</b> ℃	20	Years
Erase/Program Endurance	-40 to 85℃	100K	Cycles

### **8.4. LATCH UP CHARACTERISTICS**

Parameter	Min	Max
Input Voltage Respect To VSS On I/O Pins	-1.0V	VCC+1.0V
VCC Current	-100mA	100mA

### 8.5. ABSOLUTE MAXIMUM RATINGS


Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	°C
Storage Temperature	-65 to 150	°C
Output Short Circuit Current	200	mA
Applied Input/Output Voltage	-0.5 to 4.0	V
VCC	-0.5 to 4.0	V




### 8.6. CAPACITANCE MEASUREMENT CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance		30		pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VC	C to 0.8V0	CC	V	
	Input Timing Reference Voltage	0.2VC	C to 0.7V0	CC	V	
	Output Timing Reference Voltage		0.5VCC		V	

### Figure 39. Input Test Waveform and Measurement Level





42

### 8.7. DC CHARACTERISTICS

(T= -40°C ~85°C, VCC=2.7~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур	Max.	Unit.
lu	Input Leakage Current				±2	μA
Ilo	Output Leakage Current				±2	μA
Icc1	Standby Current	CS#=VCC,		20	30	μA
		V <sub>IN</sub> =VCC or VSS				
I <sub>CC2</sub>	Deep Power-Down Current	CS#=VCC,		1	5	μA
		V <sub>IN</sub> =VCC or VSS				
		CLK=0.1VCC / 0.9VCC			15	mA
		at 104MHz,				
		Q=Open(*1,*2,*4 I/O)				
		CLK=0.1VCC / 0.9VCC				
I <sub>CC3</sub>	Operating Current (Read)	at 80MHz,			12	mA
		Q=Open(*1,*2,*4 I/O)				
		CLK=0.1VCC / 0.9VCC				
		at 33MHz,			6	mA
		Q=Open(*1,*2,*4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		10	15	mA
Icc5	Operating Current(WRSR)	CS#=VCC		8	12	mA
Icc6	Operating Current (SE)	CS#=VCC		10	15	mA
Icc7	Operating Current (BE)	CS#=VCC		10	15	mA
I CC8	Operating Current (CE)			10	15	mA
I CC9	High Performance Current			400	600	uA
VIL	Input Low Voltage		-0.5		0.2VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I <sub>OL</sub> =1.6mA			0.4	V
Vон	Output High Voltage	І <sub>ОН</sub> =-100µА	VCC-0.2			V



# Uniform Sector

### 8.8. AC CHARACTERISTICS

(T= -40°℃~85°℃, VCC=2.7~3.6V, CL=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
	Serial Clock Frequency For: FAST_READ, PP, SE, BE,				
Fc	DP, RES, WREN, WRDI, WRSR, RDSR, RDID (*1,*2,*4 I/O)	DC.		104	MHz
f <sub>R</sub>	Serial Clock Frequency For: Read	DC.		80	MHz
tclh	Serial Clock High Time	3.5			ns
t <sub>CLL</sub>	Serial Clock Low Time	3.5			ns
tсьсн	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
<b>t</b> CHCL	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t <sub>SLCH</sub>	CS# Active Setup Time	5			ns
tснян	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
tcнs∟	CS# Not Active Hold Time	5			ns
tsнs∟	CS# High Time (read/write)	20			ns
t <sub>SHQZ</sub>	Output Disable Time			6	ns
<b>t</b> CLQX	Output Hold Time	1.2			ns
tovcн	Data In Setup Time	2			ns
t <sub>CHDX</sub>	Data In Hold Time	5			ns
tньсн	Hold# Low Setup Time (relative to Clock)	3.5			ns
tннсн	Hold# High Setup Time (relative to Clock)	3.5			ns
tснн∟	Hold# High Hold Time (relative to Clock)	3.5			ns
tсннн	Hold# Low Hold Time (relative to Clock)	3.5			ns
t <sub>HLQZ</sub>	Hold# Low To High-Z Output			6	ns
<b>t</b> HHQX	Hold# Low To Low-Z Output			6	ns
t <sub>CLQV</sub>	Clock Low To Output Valid			6	ns
t <sub>WHSL</sub>	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			0.1	μs
t <sub>RES1</sub>	CS# High To Standby Mode Without Electronic Signature Read			5	μs
t <sub>RES2</sub>	CS# High To Standby Mode With Electronic Signature Read			5	μs
tнрм	CS# High To High Performance Mode			0.2	us
tsus	CS# High To Next Command After Suspend			20	us
tw	Write Status Register Cycle Time		10	30	ms
tpp	Page Programming Time		0.35	2.4	ms
tse	Sector Erase Time		50	200\400 (1)	ms
tве	Block Erase Time(32K\64K)		0.18\0.25	0.6\0.8	s
t <sub>CE</sub>	Chip Erase Time		0.8	1.5	s



### Note:

2. Max Value  $t_{SE}$  with <50K cycles is 200 ms and >50K & <100K cycles is 400 ms.






Figure 40. Serial Input Timing

Figure 41. Output Timing




### Figure 42. Hold Timing





### 9. ORDERING INFORMATION




NOTE:

1. Standard bulk shipment is in Tube. Any alternation of packing method (for Tape, Reel and Tray etc.), please advise in advance.

### **10. PACKAGE INFORMATION**


## 10.1. Package SOP8 150MIL




-			
1)1	me	ncı	ons
	IIIC	1131	0115

Symb	ol	•	A1	A2	b	с	D	Е	E1	•		L1	θ	a	β
Unit		Α	AI	AZ	D	C	D	<b>-</b>	E1	е	L	L1	0	u	р
	Min	1.35	0.05	1.35	0.31	0.15	4.77	5.80	-	-	0.40	0.85	0°	6°	11 °
mm	Nom	-	-	-	-	-	4.90	6.00	3.90	1.27	-	1.06	-	7 °	12 °
	Max	1.75	0.25	1.55	0.51	0.25	5.03	6.20	-	-	0.90	1.27	8°	8 °	13 °
	Min	0.053	0.002	0.053	0.012	0.006	0.188	0.228	-	-	0.016	0.033	0°	6°	11 °
Inch	Nom	-	-	-	0.016	-	0.193	0.236	0.154	0.050	-	0.042	-	7 °	12 °
	Max	0.069	0.010	0.061	0.020	0.010	0.198	0.244	-	-	0.035	0.050	8°	8 °	13 °

# 10.2. Package SOP8 208MIL






### Dimensions

Syml	Symbol			40	h	6		-	<b>F</b> 4			14	θ
Unit		Α	A1	A2	b	С	D	E	E1	е		L1	
	Min		0.05	1.70	0.31	0.18	5.13	7.70	5.18		0.50	1.21	0
mm	Nom		0.15	1.80	0.41	0.21	5.23	7.90	5.28	1.27	0.67	1.31	5
	Max	2.16	0.25	1.91	0.51	0.25	5.33	8.10	5.38		0.85	1.41	8
	Min		0.002	0.067	0.012	0.007	0.202	0.303	0.204		0.020	0.048	0
Inch	Nom		0.006	0.071	0.016	0.008	0.206	0.311	0.208	0.050	0.026	0.052	5
	Max	0.085	0.010	0.075	0.020	0.010	0.210	0.319	0.212		0.033	0.056	8

### 10.3. Package TSSOP8 173MIL





### Dimensions

Syml	Symbol		A1	A2	b	с	D	E	E1	е	L	L1	θ
Unit		Α											
	Min	-	0.05	0.80	0.19	0.09	2.83	6.20	4.30	-	0.45	0.85	0
mm	Nom	-	0.10	0.92	0.24	0.14	2.96	6.40	4.40	0.65	0.60	1.00	4
	Max	1.20	0.15	1.05	0.30	0.20	3.10	6.60	4.50	-	0.75	1.15	8
	Min	-	0.002	0.031	0.007	0.003	0.111	0.244	0.169	-	0.018	0.033	0
Inch	Nom	-	0.004	0.036	0.010	0.006	0.116	0.252	0.173	0.026	0.024	0.039	4
	Max	0.047	0.006	0.041	0.012	0.008	0.122	0.260	0.177	-	0.030	0.045	8

### GD25Q21B

### 10.4. Package USON8 (3\*2mm)





### Dimensions

Symb	Symbol		A1	A2	b	D	D1	Е	E1	•		
Unit		Α	AI	AZ	D	D		E	E1	е	У	L
	Min	0.50	0.00	0.13	0.18	2.90	0.15	1.90	1.50		0.00	0.30
mm	Nom	0.55		0.15	0.25	3.00	0.20	2.00	1.60	0.50		0.35
	Max	0.60	0.05	0.18	0.30	3.10	0.30	2.10	1.70	BSC	0.05	0.45
	Min	0.020	0.00	0.005	0.007	0.114	0.006	0.075	0.059		0.000	0.012
Inch	Nom	0.022		0.006	0.010	0.118	0.008	0.079	0.063	0.020		0.014
	Max	0.024	0.002	0.007	0.012	0.122	0.012	0.083	0.067	BSC	0.002	0.018



# **11.REVISION HISTORY**

Version No	Description	Date	
1.0	Initial Release	2013/12/30	
1.1	Delete Package WSON8 6*5mm	2014/2/21	
1.2	Modify Device ID	2014/4/23	
	Modify WEL reset condition		
	Modify Quad SPI description		
1.3	Modify Security Register Address and OTP size	2014/5/6	
1.5	Modify Set Burst with Wraps (77h) description	2014/5/6	
	Modify Write Enable (06h) description		
	Modify DC CHARACTERISTICS		
1.4	Modify AC CHARACTERISTICS	2014/6/11	
1.5	Add note on read command	2014/7/31	
1.6	Modify DC CHARACTERISTICS	2015/1/13	
1.0	Delete note on read command	2013/1/13	
1.7	Modify Package USON8 (3*2mm)	2015/6/11	
1.8	Modify Package TSSOP8 173MIL	2015-6-19	
1.9	Modify Package TSSOP8 173MIL,delete"s"	2015-7-17	
	Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to 0.1 V/ns		
2.0	tCLCH Min.0.2 V/ns Change to 0.1 V/ns	2015-11-12	
	Modify Figure 40. Power-on Timing Sequence Diagram		
	Modify POWER-ON TIMING: tVSL Min 10µs Change to 5ms; tPUW Min 1ms		
2.1	Change to 5ms	2015-12-15	
	Modify Package USON8 (3*2mm)		